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INSTRUCTION TO CANDIDATE: 
 
Please ensure that this examination paper contains  NINE (9) printed pages and   
SIX (6) questions before answering. 
 
Answer  FIVE (5) questions.   
 
Distribution of marks for each question is given accordingly. 
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1. Given in Figure 1 a common source amplifier with source degeneration.  
Assuming negligible output impedance, ro, ignoring the gate-to-drain capacitance, 
and occurring at low enough frequency that you can ignore gate-to-source 
capacitance Cgs, 
 
(a) draw the equivalent small signal model   (5 marks) 
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         (15 marks) 
 
 










Figure 2 : BJT Circuit 
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(a) Convert equations (1) and (2) to the h-parameter network.  Draw the 
corresponding h-parameter hybrid-pi model. 
      (5 marks) 
 
(b) Find the input resistance using h-parameter that we have defined in  
part (a). 
        (5 marks) 
 























Figure 4 : MOSFET Circuit 
 
 












(a) From the above expression, convert the small signal hybrid-pi model 
showing g-parameter.  
(5 marks) 
 
(b) Derive the forward current gain from the g-parameter as in part (a). 
 (5 marks) 
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(c) Derive the forward voltage gain from the g-parameter as in part (a). 
(5 marks) 
 




4. Given a class A emitter-follower as shown in Figure 5. Transistor  is the 
emitter follower with , , and  set up the biasing. Find the efficiency of 



















Figure 5 : Emitter-Follower Class A Output Stage 
 
 
(a) Using the Kirchoff’s voltage law (KVL), find the voltage transfer 
characteristic (VTC) relating between the output voltage  to the input 
voltage, . 
        (5 marks) 
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(b) Draw the voltage transfer characteristics (VTC) with proper labelling. 
      (5 marks) 
 
(c) Express the load power,  and the power due to DC power supply . 
        (5 marks) 
 
(d) Find the efficiency,  which is the ratio between the load power to the 
power due to DC supply. Show that the maximum efficiency is 
approximately 25 %. 
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           Figure 6 shows the diagram of a bandpass filter built from an inverting op-amp.    
           Prove that the following expression holds true: 
     
 
 
            Prove the above expression by the following methodology: 
 
(a) Express  , ,  and    as  a function of Thevenin’s  voltage,    and    
                  Thevenin’s resistor, .  Then, write Kirchoff’s current law (KCL) at both   















      (c)          From the following relation 
 
 
               Find K, and . 
(5 marks)
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6. Estimate for the common-collector (CC) and and the common-drain amplifier 















































Figure 8 : Common-drain (CD) amplifier 
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